

STM32F030x4/x6/x8/xC Errata sheet

STM32F030x4/x6/x8/xC device limitations

Silicon identification

This document applies to the part numbers of STM32F030x4/x6/x8/xC devices listed in *Table 1* and their silicon revisions shown in *Table 2*.

Section 1 gives a summary and Section 2 a description of device limitations, with respect to the device datasheet and reference manual RM0360.

Table 1. Device summary

Reference	Part numbers	
STM32F030x4	STM32F030F4	
STM32F030x6	STM32F030C6, STM32F030K6	
STM32F030x8	STM32F030C8, STM32F030R8	
STM32F030xC	STM32F030CC, STM32F030RC	

Table 2. Device identification⁽¹⁾

Reference	Revision code marked on the device ⁽²⁾
STM32F030x4	'A', '1'
STM32F030x6	'A', '1'
STM32F030x8	'B', '1'
STM32F030xC	'A'

The REV_ID bits in the DBGMCU_IDCODE register indicate the revision code of the device (see the reference manual for details on the revision code).

October 2016 DocID025065 Rev 3 1/20

Refer to datasheet for details on how to identify the silicon revision code on different types of package.

Contents

Des	cription o	of device limitations	ò
2.1	System		3
	2.1.1	Wakeup sequence from Standby mode when using more than one wakeup source	3
2.2	USART		3
	2.2.1	Break request can prevent the Transmission Complete flag (TC) from being set	3
	2.2.2	nRTS is active while RE or UE = 0	7
	2.2.3	Receiver timeout counter starting in case of 2 stops bit configuration 7	7
	2.2.4	Consistency not checked in mode 1 of automatic baud rate detection	7
	2.2.5	Framing error (FE) flag low upon automatic baud rate detection error 7	7
	2.2.6	Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR	3
2.3	GPIO .		3
	2.3.1	Extra consumption on GPIOs PC05 on 48-pin and PB0 on 20-pin devices	3
	2.3.2	GPIOx locking mechanism not working properly for GPIOx_OTYPER register	3
2.4	I2C		9
	2.4.1	Wrong data sampling when data set-up time (t _{SU;DAT}) is shorter than one I2CCLK period	9
	2.4.2	Spurious bus error detection in master mode	9
	2.4.3	10-bit slave mode: wrong direction bit value after Read header reception	9
	2.4.4	10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection	J
	2.4.5	Wrong behavior in Stop mode	1
	2.4.6	10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave 11	
2.5	SPI		2
	2.5.1	BSY bit may stay high when SPI is disabled	
	2.5.2	BSY bit may stay high at the end of a data transfer in slave mode 12	2
	2.5.3	Wrong CRC transmitted in master mode with delayed SCK feedback . 13	3



		2.5.4	CRC error in SPI slave mode if internal NSS changes before CRC transfer	. 13
		2.5.5	SPI CRC corrupted upon DMA transaction completion by another peripheral	. 13
		2.5.6	Corrupted last bit of data and/or CRC, received in master mode with delayed SCK feedback	. 14
		2.5.7	Packing mode limitation at reception	. 14
	2.6	RTC .		. 15
		2.6.1	Spurious tamper detection when disabling the tamper channel	. 15
		2.6.2	A tamper event preceding the tamper detect enable not detected	. 15
		2.6.3	RTC calendar registers are not locked properly	. 15
	2.7	ADC .		. 16
		2.7.1	Overrun flag not set if EOC reset coincides with new conversion end	. 16
		2.7.2	ADEN bit cannot be set immediately after the ADC calibration	. 16
	2.8	IWDG		. 16
		2.8.1	RVU, PVU and WVU flags are not reset in STOP mode	. 16
		2.8.2	RVU, PVU and WVU flags are not reset with low-frequency APB	. 17
3	Revi	sion his	tory	. 18



1 Summary of device limitations

The following table gives a quick references to all documented device limitations of STM32F030x4/x6/x8/xC and their status:

A = workaround available

N = no workaround available

P = partial workaround available

"-" grayed = limitation not existing / limitation fixed

Table 3. Summary of device limitations

		Limitation		Status				
Function	Section			STM32F030x6 Rev. 'A', '1'	STM32F030x8 Rev. 'B', '1'	STM32F030xC Rev. 'A'		
System	2.1.1	Wakeup sequence from Standby mode when using more than one wakeup source	Α	Α	Α	Α		
	2.2.1	Break request can prevent the Transmission Complete flag (TC) from being set	Α	Α	Α	Α		
	2.2.2	nRTS is active while RE or UE = 0	Α	Α	Α	Α		
	2.2.3	Receiver timeout counter starting in case of 2 stops bit configuration		-	1	Α		
USART	2.2.4	Consistency not checked in mode 1 of automatic baud rate detection	N	N	N	-		
	2.2.5	Framing error (FE) flag low upon automatic baud rate detection error	Α	Α	Α	-		
	2.2.6	Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR	Α	Α	Α	Α		
ODIO	2.3.1	Extra consumption on GPIOs PC05 on 48-pin and PB0 on 20-pin devices	Α	-	Α	-		
GPIO	2.3.2	GPIOx locking mechanism not working properly for GPIOx_OTYPER register	Р	Р	Р	Р		
	2.4.1	Wrong data sampling when data set-up time (tSU;DAT) is shorter than one I2CCLK period		Р	Р	Р		
I2C	2.4.2	Spurious bus error detection in master mode	Α	Α	Α	Α		
	2.4.3	10-bit slave mode: wrong direction bit value after Read header reception	Α	Α	Α	-		
	2.4.4	10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection	N	N	N	-		
	2.4.5	Wrong behavior in Stop mode	Α	Α	Α	Α		



Table 3. Summary of device limitations (continued)

		Limitation		Status				
Function	Section			STM32F030x6 Rev. 'A', '1'	STM32F030x8 Rev. 'B', '1'	STM32F030xC Rev. 'A'		
I2C	2.4.6	10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave	Α	Α	Α	Α		
	2.5.1	BSY bit may stay high when SPI is disabled	Α	Α	Α	Α		
	2.5.2	BSY bit may stay high at the end of a data transfer in slave mode	Α	Α	Α	Α		
	2.5.3	Wrong CRC transmitted in master mode with delayed SCK feedback	Α	Α	Α	Α		
SPI	2.5.4	CRC error in SPI slave mode if internal NSS changes before CRC transfer	Α	Α	Α	Α		
	2.5.5	SPI CRC corrupted upon DMA transaction completion by another peripheral	Р	Р	Р	-		
	2.5.6	Corrupted last bit of data and/or CRC, received in master mode with delayed SCK feedback	Α	Α	Α	-		
2.5.7		Packing mode limitation at reception	N	N	N	-		
	2.6.1	Spurious tamper detection when disabling the tamper channel		N	N	N		
RTC	2.6.2	A tamper event preceding the tamper detect enable not detected		Α	Α	А		
2.6.3		RTC calendar registers are not locked properly	Α	Α	Α	Α		
ADC	2.7.1	Overrun flag not set if EOC reset coincides with new conversion end		Α	Α	Α		
	2.7.2	ADEN bit cannot be set immediately after the ADC calibration	Α	Α	Α	Α		
	2.8.1	RVU, PVU and WVU flags are not reset in STOP mode	Α	Α	Α	Α		
IWDG	2.8.2	RVU, PVU and WVU flags are not reset with low-frequency APB	N	N	N	N		



2 Description of device limitations

The following sections describe device limitations and provide workarounds if available. They are grouped by device functions.

2.1 System

2.1.1 Wakeup sequence from Standby mode when using more than one wakeup source

Description

The various wakeup sources are logically OR-ed in front of the rising-edge detector which generates the wakeup flag (WUF). The WUF needs to be cleared prior to Standby mode entry, otherwise the MCU wakes up immediately.

If one of the configured wakeup sources is kept high during the clearing of the WUF (by setting the CWUF bit), it may mask further wakeup events on the input of the edge detector. As a consequence, the MCU might not be able to wake up from Standby mode.

Workaround

To avoid this problem, the following sequence should be applied before entering Standby mode:

- Disable all used wakeup sources,
- Clear all related wakeup flags,
- · Re-enable all used wakeup sources,
- Enter Standby mode

Note:

Be aware that, when applying this workaround, if one of the wakeup sources is still kept high, the MCU will enter Standby mode but then it wakes up immediately generating a power reset.

2.2 USART

2.2.1 Break request can prevent the Transmission Complete flag (TC) from being set

Description

After the end of transmission of a data (D1), the Transmission Complete (TC) flag will not be set in the following conditions:

- CTS hardware flow control is enabled.
- D1 is being transmitted.
- A break transfer is requested before the end of D1 transfer.
- nCTS is de-asserted before the end of transfer of D1.

5//

Workaround

If the application needs to detect the end of transfer of the data, the break request should be done after making sure that the TC flag is set.

2.2.2 nRTS is active while RE or UE = 0

Description

The nRTS line is driven low as soon as RTSE bit is set even if the USART is disabled (UE = 0 or the receiver is disabled (RE = 0) i.e. not ready to receive data.

Workaround

Configure the I/O used for nRTS as alternate function after setting the UE and RE bits.

2.2.3 Receiver timeout counter starting in case of 2 stops bit configuration

Description

In the case of 2 stop bits configuration, the receiver timeout counter starts counting from the end of the second stop bit of the last character instead of the end of the first stop bit.

Workaround

Change the RTO value in the USARTx RTOR register by subtracting 1 bit duration.

2.2.4 Consistency not checked in mode 1 of automatic baud rate detection

Description

In mode 1 (ABRMOD = 01) of automatic baud rate detection, the Start bit then the first data bit duration is measured. If either single value measured is within an allowed range, the baud rate detection ends with success, even if the two values are inconsistent. As a consequence, the automatic baud rate detection result in mode 1 is reliable with regular input frames but not with abnormal frames.

Workaround

None

2.2.5 Framing error (FE) flag low upon automatic baud rate detection error

Description

When the ABRE flag is set to indicate an error of automatic baud rate detection, the framing error flag FE remains low although it should go high.

Workaround

Poll exclusively the ABRE flag when checking for automatic baud rate error.



2.2.6 Last byte written in TDR might not be transmitted if TE is cleared just after writing in TDR

Description

If the USART clock source is slow (for example LSE) and TE bit is cleared immediately after the last write to TDR, the last byte will probably not be transmitted.

Workarounds

- Wait until TXE flag is set before clearing TE bit
- 2. Wait until TC flag is set before clearing TE bit

2.3 **GPIO**

2.3.1 Extra consumption on GPIOs PC0..5 on 48-pin and PB0 on 20-pin devices

Description

For lower pin count devices, some GPIOs are not available on the package. The hardware forces them to safe configuration.

Software reconfiguration of PB0 on STM32F030F4 and PC0..5 on STM32F030C8 to analog mode opens a path between VDDA and VDDIO. Additional current consumption in the range of tens of μ A per pin can be observed if VDDA is higher than VDDIO.

Workaround

Do not reconfigure listed pins to the analog mode on 20/48 pin packages.

2.3.2 GPIOx locking mechanism not working properly for GPIOx_OTYPER register

Description

Locking of GPIOx_OTYPER[i] with i = 15..8 depends from setting of GPIOx_LCKR[i-8] and not from GPIOx_LCKR[i]. GPIOx_LCKR[i-8] is locking GPIOx_OTYPER[i] together with GPIOx_OTYPER[i-8]. It is not possible to lock GPIOx_OTYPER[i] with i = 15...8, without locking also GPIOx_OTYPER[i-8].

Workaround

The only way to lock GPIOx OTYPER[i] with i=15..8 is to lock also GPIOx OTYPER[i-8].

577

2.4 I2C

2.4.1 Wrong data sampling when data set-up time (t_{SU;DAT}) is shorter than one I2CCLK period

Description

The I²C-bus specification and user manual specify a minimum data set-up time (t_{SU-DAT}) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The I²C-bus SDA line is not correctly sampled when $t_{SU;DAT}$ is smaller than one I2CCLK (I²C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of slave address, data byte, or acknowledge bit.

Workaround

Increase the I2CCLK frequency to get I2CCLK period within the transmitter minimum data set-up time. Alternatively, increase transmitter's minimum data set-up time.

2.4.2 Spurious bus error detection in master mode

Description

In master mode, a bus error can be detected by mistake, so the BERR flag can be wrongly raised in the status register. This will generate a spurious Bus Error interrupt if the interrupt is enabled. A bus error detection has no effect on the transfer in master mode, therefore the I2C transfer can continue normally.

Workaround

If a bus error interrupt is generated in master mode, the BERR flag must be cleared by software. No other action is required and the on-going transfer can be handled normally.

2.4.3 10-bit slave mode: wrong direction bit value after Read header reception

Description

Under specific conditions, the transfer direction bit DIR (bit 16 of status register I2C_ISR) is low instead of high after reception of the 10-bit addressing Read header. Nevertheless, the I²C operates correctly in slave transmission mode, and data can be sent using the TXIS flag.

To see the limitation, all the following conditions have to be fulfilled:

- I²C has to be configured in 10-bit addressing mode (OA1MODE is set in the I2C_OAR1 register).
- The high LSBs of the I²C slave address are equal to the 10-bit addressing Read header value (i.e. OA1[7:3] = 11110, OA1[2] = OA1[9], OA1[1] = OA1[8] and OA1[0] = 1 in the I2C_OAR1 register).
- The I²C receives the 10-bit addressing Read header (0X 1111 0XX1) after the repeated start condition to enter slave transmission mode.



As a result, the DIR bit is incorrect in slave mode under specific conditions.

Workaround

If possible, do not use these four values as 10-bit addresses in slave mode:

- OA1[9:0] = 0011110001
- OA1[9:0] = 0111110011
- OA1[9:0] = 1011110101
- OA1[9:0] = 1111110111

If one of these addresses is the I²C slave address, the DIR bit must not be used in the FW.

2.4.4 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection

Description

Under specific conditions, the ADDCODE (Address match code) in the I2C_ISR register indicates a wrong slave address.

To see the limitation, all the following conditions have to be fulfilled:

- The I²C slave address OA1 is enabled and configured in 10-bit mode (OA1EN=1 and OA1MODE=1)
- Another 7-bit slave address is enabled and the bits 1 to 7 of the 10-bit slave address
 OA1 are equal to the 7-bit slave address, i.e., one of the configurations below is set:
 - OA2EN=1 and OA2MSK = 0 and OA1[7:1] = OA2[7:1]
 - OA2EN=1 and OA2MSK = 1 and OA1[7:2] = OA2[7:2]
 - OA2EN=1 and OA2MSK = 2 and OA1[7:3] = OA2[7:3]
 - OA2EN=1 and OA2MSK = 3 and OA1[7:4] = OA2[7:4]
 - OA2EN=1 and OA2MSK = 4 and OA1[7:5] = OA2[7:5]
 - OA2EN=1 and OA2MSK = 5 and OA1[7:6] = OA2[7:6]
 - OA2EN=1 and OA2MSK = 6 and OA1[7] = OA2[7]
 - OA2EN=1 and OA2MSK = 7
 - GCEN=1 and OA1[7:1] = 0b0000000
 - ALERTEN=1 and OA1[7:1] = 0b0001100
 - SMBDEN=1 and OA1[7:1] = 0b1100001
 - SMBHEN=1 and OA1[7:1] = 0b0001000
- The master starts a transfer addressed to the 10-bit slave address OA1.

As a result, after the address reception, the ADDCODE value is OA1[7:1] equal to the 7-bit slave address, instead of 0b11110 & OA1[9:8].

Workaround

None. If several slave addresses are enabled, mixing 10-bit and 7-bit addresses, the 10-bit Slave address OA1 [7:1] must not be equal to the 7-bit slave address.

2.4.5 Wrong behavior in Stop mode

Description

When the MCU enters Stop mode while a transfer is on going on the bus, some wrong behaviors may happen:

- BUSY flag can be wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
- If clock stretching is enabled (NOSTRETCH = 0), the I2C clock SCL may be stretched low by the I2C as long as the MCU is in Stop mode. This limitation may occur when the Stop mode is entered during the address phase of a transfer on the I2C bus while SCL = 0. Therefore the transfer may be stalled as long as the MCU is in Stop mode. The probability of the occurrence depends also on the timings configuration, the peripheral clock frequency and the I2C bus frequency.

These behaviors can occur in Slave mode and in Master mode in a multi-master topology.

Workaround

Disable the I2C (PE=0) before entering Stop mode and re-enable it in Run mode.

2.4.6 10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave

Description

In master mode, the master automatically sends a STOP bit when the slave has not acknowledged a byte during the address transmission.

In 10-bit addressing mode, if the first byte of the 10-bit address (5-bit header + 2 MSBs of the address + direction bit) has not been acknowledged by the slave, the STOP bit is sent but the START bit is not cleared and the master cannot launch a new transfer.

Workaround

When the I2C is configured in 10-bit addressing master mode and the NACKF status flag is set in the I2C_ISR register while the START bit is still set in I2C_CR2 register, then proceed as follows:

- 1. Wait for the STOP condition detection (STOPF = 1 in I2C ISR register).
- 2. Disable the I2C peripheral.
- 3. Wait for a minimum of 3 APB cycles.
- 4. Enable the I2C peripheral again.

2.5 SPI

2.5.1 BSY bit may stay high when SPI is disabled

Description

The BSY flag may remain high upon disabling the SPI while operating in:

- a master transmit mode and the TXE flag is low (data register full).
- a master receive only mode (simplex receive or half-duplex bidirectional receive phase) and an SCK strobing edge has not occurred since the transition of the RXNE flag from low to high.
- slave mode and NSS signal is removed during the communication.

Workaround

When the SPI operates in:

- a master transmit mode, disable the SPI when TXE=1 and BSY=0.
- a master receive only mode, ignore the BSY flag.
- slave mode, do not remove the NSS signal during the communication.

2.5.2 BSY bit may stay high at the end of a data transfer in slave mode

Description

In slave mode, The BSY bit is not reliable to handle the end of data frame transaction due to some bad synchronization between the CPU clock and external SCK clock provided by the SPI master. Sporadically, the BSY bit is not cleared at the end of a data frame transfer. As a consequence, it is not recommended to rely on the BSY bit before entering low-power mode or modifying the SPI configuration (e.g. direction of the bidirectional mode).

Workaround

- When the SPI interface is in receive mode, the end of a transaction with the master can be detected by the corresponding RXNE event when this flag is set after the last bit of that transaction is sampled and the received data are stored.
- When the following sequence is used, the synchronization issue does not occur. The BSY bit works correctly and can be used to recognize the end of any transmission transaction (including when RXNE is not raised in bidirectional mode):
 - a) Write the last data into data register.
 - b) Poll the TXE flag till it becomes high to make sure the data transfer has started.
 - Disable the SPI interface by clearing the SPE bit while the last data transfer is on going.
 - d) Poll the BSY bit till it becomes low.

Note:

The second workaround can be used only when the CPU is fast enough to disable the SPI interface after a TXE event is detected while the data frame transfer is ongoing. It cannot be implemented when the ratio between CPU and SPI clock is low and the data frame is particularly short. At this specific case, the timeout can be measured from the TXE event instead by calculating a fixed number of CPU clock cycles corresponding to the time necessary to complete the data frame transaction.

57

2.5.3 Wrong CRC transmitted in master mode with delayed SCK feedback

Description

In transmit transaction of the SPI/I²S interface in SPI master mode with CRC enabled, the CRC data transmission may be corrupted if the delay of an internal feedback signal derived from the SCK output (further feedback clock) is greater than one APB clock period. While data and CRC bit shifting and transfer is based on an internal clock, the CRC progressive calculation uses the feedback clock. If the delay of the feedback clock is greater than one APB period, the transmitted CRC value may get wrong.

The main factors impacting the feedback clock delay are low V_{DD} level, extreme temperature, high SPI bus capacity load and low SCK I/O output speed. The SPI communication speed has no impact.

Workaround

Set the application such as to speed up the SCK edges and / or slow down the APB clock, through:

- configuring the SCK output GPIO so as to reach lower output impedance
- minimizing the capacitive load on the SCK output line
- · configuring the APB clock speed

2.5.4 CRC error in SPI slave mode if internal NSS changes before CRC transfer

Description

When the device is configured as SPI slave, the transition of the internal NSS after the CRCNEXT flag is set may result in wrong CRC value computed by the device and, as a consequence, a CRC error. As a consequence, the NSS pulse mode cannot be used along with the CRC function.

Workaround

Prevent the internal NSS signal from changing in the critical period, by configuring the device to software NSS control if the SPI master pulses the NSS (for example in NSS pulse mode).

2.5.5 SPI CRC corrupted upon DMA transaction completion by another peripheral

Description

When the following conditions are all met:

- CRC function for the SPI is enabled,
- SPI transaction managed by software (as opposed to DMA) is ongoing and CRCNEXT flag set,
- another peripheral using the same DMA channel on which the SPI is mapped completes a DMA transfer,

the CRCNEXT bit is unexpectedly cleared and the SPI CRC calculation may be corrupted, setting the CRC error flag.



Workaround

If possible, do not use the DMA channel, on which the SPI is mapped, by any other peripheral.

2.5.6 Corrupted last bit of data and/or CRC, received in master mode with delayed SCK feedback

Description

In receive transaction of the SPI/I²S interface in SPI master mode, the last transacted bit of data and/or CRC is not captured when the internal SCK feedback signal from the corresponding output pin (further feedback clock) is delayed by more than one APB clock pulse. The LSBs of the data register or/and CRC buffer then keep their previous values. As a consequence, the received data LSB may be wrong or/and the CRCERR flag is unduly asserted.

The limitation concerning the last data bit also applies to the I²S master mode. The I²S mode of operation represents the worst case as the clock (SCK) the interface generates is asynchronous to the APB clock, while synchronous in the SPI mode of operation.

The main factors impacting the feedback clock delay are low V_{DD} level, extreme temperature, high SPI bus capacity load and low SCK I/O output speed. The SPI communication speed has no impact.

Workaround

Set the application such as to speed up the SCK edges and/or slow down the APB clock, through:

- configuring the SCK output GPIO so as to reach lower output impedance
- minimizing the capacitive load on the SCK output line
- configuring the APB clock speed

2.5.7 Packing mode limitation at reception

Description

When the SPI is configured in the short data frame mode, the packing mode on the reception side may not be usable. Using this feature may generate a wrong RXNE event to an Interrupt or DMA request and so the software may read back inconsistent data with FIFO pointers misalignment on the reception FIFO.

If the packing mode is used in reception mode, the FIFO reception threshold has to be set to 16 bits. Under those setting and conditions, when a read operation (half-word to read two data in one APB access) takes place while the FIFO level is equal to 3/4 (new data came before the two first ones are read), the 16-bit read decreases the FIFO level to 1/4. The RXNE flag is not de-asserted and a new request is present to read back next two packed data although the FIFO contains half of them only. Read and write pointers in the FIFO become misaligned and the data is corrupted.

The worst case is the SPI slave and SPI master running in continuous mode without clock interruption between data transfers.

In full duplex Master mode, the packing runs correctly if the SPI is working in non-continuous mode, meaning that the SPI always transfers even number of data under 16-bit



Rx FIFO threshold, then stops the data transmission until all the data received are read back before sending the next data. Such safe read can't be fully guaranteed if SCK signal is continuous especially when receiver can't guarantee to exclude any 16-bit access to FIFO when it is just ¾ occupied.

Workaround

There is no workaround in any continuous receive mode.

The only way to avoid this data corruption would be to slow down the SPI communication clock frequency in order to provide a sufficient time to the DMA (best case) or software to read back data in time to prevent any 16-bit FIFO reading at its critical 3/4 occupancy.

2.6 RTC

2.6.1 Spurious tamper detection when disabling the tamper channel

Description

If the tamper detection is configured for detecting on falling-edge event (TAMPFLT[1:0]=00 and TAMPxTRG=1) and if the tamper event detection is disabled when the tamper pin is at high level, a false detection of a tamper event occurs.

Workaround

The false detection of tamper event cannot be avoided.

2.6.2 A tamper event preceding the tamper detect enable not detected

Description

When the tamper detect is enabled, set in edge detection mode (TAMPFLT[1:0]=00), and

- set to active rising edge (TAMPxTRG=0): if the tamper input is already high (tamper event already occurred) at the moment of enabling the tamper detection, the tamper event may not be detected. The probability of detection increases with the APB frequency.
- set to active falling edge (TAMPxTRG=1): if the tamper input is already low (tamper event already occurred) at the moment of enabling the tamper detection, the tamper event is not detected.

Workaround

The I/O state should be checked by software in the GPIO registers after enabling the tamper detection, in order to ensure that no active edge occurred before enabling the tamper event detection.

2.6.3 RTC calendar registers are not locked properly

Description

When reading the calendar registers with BYPSHAD=0, the RTC_TR and RTC_DR registers may not be locked after the read of RTC_SSR register. This happens if the read of RTC_SSR is initiated one APB clock period before the shadow registers are updated. This



can result in a non-consistency of the 3 registers. Similarly, RTC_DR register can be updated after the read of the RTC_TR register instead of being locked.

Workaround

- 1. Use BYPSHAD = 1 mode (Bypass shadow registers), or
- 2. In case BYPSHAD = 0: read SSR again after reading SSR/TR/DR to confirm that SSR is still the same, otherwise read the values again.

2.7 ADC

2.7.1 Overrun flag not set if EOC reset coincides with new conversion end

Description

If the EOC flag is cleared by ADC_DR register read operation or by software during the same APB cycle in which the data from a new conversion are written in the ADC_DR register, the overrun event duly occurs (which results in the loss of either current or new data) but the overrun flag (OVR) may stay low.

Workaround

Clear the EOC flag through ADC_DR register read operation or by software within less than one ADC conversion cycle period from the last conversion cycle end, so as to avoid the coincidence with the new conversion cycle end.

2.7.2 ADEN bit cannot be set immediately after the ADC calibration

Description

At the end of the ADC calibration, an internal reset of ADEN bit occurs four ADC clock cycles after the ADCAL bit is cleared by hardware. As a consequence, if the ADEN bit is set within those four ADC clock cycles, it is reset shortly after by the calibration logic and the ADC remains disabled.

Workaround

- 1. Keep setting the ADEN bit until the ADRDY flag goes high.
- 2. After the ADCAL is cleared, wait for a minimum of four ADC clock cycles before setting the ADEN bit.

2.8 **IWDG**

2.8.1 RVU, PVU and WVU flags are not reset in STOP mode

Description

The RVU,PVU and WVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the Stop mode is entered immediately after the write access, the RVU,PVU and WVU flags are not reset by hardware. Before performing a second write operation to the IWDG_RLR or the IWDG_PR



register, the application software must wait for the RVU, PVU and WVU flags to be reset. However, since the RVU/PVU/WPU bit is not reset after exiting the Stop mode, the software goes into an infinite loop and the independent watchdog (IWDG) generates a reset after the programmed timeout period.

Workaround

Wait until the RVU, PVU and WVU flags of the IWDG_SR register are reset, before entering the Stop mode.

2.8.2 RVU, PVU and WVU flags are not reset with low-frequency APB

Description

The RVU, PVU and WVU flags of the IWDG_SR register are set by hardware after a write access to the IWDG_RLR and the IWDG_PR registers, respectively. If the APB clock frequency is two times slower than the IWDG clock frequency, the RVU, PVU and WVU flags will never be reset by hardware.

Workaround

None



Revision history STM32F030x4/x6/x8/xC

3 Revision history

Table 4. Document revision history

Date	Revision	Changes	
30-Sep-2013	1	Initial release.	
		Extended the applicability to STM32F030xC devices. Removed the Appendix: Revision code on device marking as the device marking information is now included in the product datasheet. Removed the USART limitation "Communication parameters reprogramming after ATR in Smartcard mode when SCLK is used to clock the card"	
15-Jan-2015	2	Removed the I2C limitation "Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I2C enabling". Removed the I2C limitation "Wakeup frame may not wakeup from STOP if t _{HD;STA} is close to HSI startup time". Updated section Wrong behavior in Stop mode. Added section GPIOx locking mechanism not working properly for GPIOx_OTYPER register.	
03-Oct-2016	3	Added: USART: Section 2.2.1: Break request can prevent the Transmission Complete flag (TC) from being set Section 2.2.2: nRTS is active while RE or UE = 0 Section 2.2.3: Receiver timeout counter starting in case of 2 stops bit configuration Section 2.2.4: Consistency not checked in mode 1 of automatic baud rate detection Section 2.2.5: Framing error (FE) flag low upon automatic baud rate detection error I2C: Section 2.4.2: Spurious bus error detection in master mode Section 2.4.6: 10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave Section 2.4.1: Wrong data sampling when data set-up time (t _{SU;DAT}) is shorter than one I2CCLK period SPI: Section 2.5.1: BSY bit may stay high when SPI is disabled Section 2.5.2: BSY bit may stay high at the end of a data transfer in slave mode Section 2.5.3: Wrong CRC transmitted in master mode with delayed SCK feedback	

STM32F030x4/x6/x8/xC Revision history

Table 4. Document revision history (continued)

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

20/20

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

DocID025065 Rev 3