

# dsPIC30F FAMILY REFERENCE MANUAL

# dsPIC30F Family Reference Manual Errata Sheet

The dsPIC30F Family Reference Manual (DS70046B) correctly describes the function of the dsPIC30F devices, except for the anomalies described below.

All of the issues listed will be addressed in future releases of the Family Reference Manual.

# **Errata Summary**

The following list summarizes the errata described in further detail through the remainder of this document:

- 1. Typographical errors in several register descriptions, bit descriptions, and source code examples have been corrected.
- 2. The conditions leading to a Stack Error Trap have been clarified.
- 3. Restrictions on the instructions that can be used at or near the end of a DO loop have been clarified.

- 4. The timing for Program Space Visibility (PSV) operations has been clarified and the effect of instruction stalls on PSV has been corrected.
- 5. The function of the NVMADRU register has been documented.
- Run-Time Self Programming (RTSP) can be used to program 32 instruction locations at one time, not 4 instructions as the current documentation indicates.
- 7. Causes of Address Error Traps have been clarified.
- 8. Control bits for tuning the 8 MHz RC oscillator have been documented.
- 9. Clock switching operation has been clarified.
- 10. Differences in QEI DFLTCON register among device variants has been documented.
- 11. The 10-bit A/D sampling requirements have been changed.
- 12. The 12-bit A/D sampling requirements have been changed.
- 13. Wake-up operation from Sleep and Idle modes has been clarified.

# 1. Page 2-2, Section 2.1 Introduction

On page 2-2, Section 2.1 Introduction, paragraph 5 should be replaced with the following:

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space. Furthermore, RAM may be connected to the program memory bus **on devices with an external bus** and used to extend the internal data RAM.

# 2. Page 2-10, Section 2.3.3 Stack Pointer Overflow

On page 2-10, Section 2.3.3 Stack Pointer Overflow, the last sentence in paragraph 2 should be replaced by the following:

If the contents of the Stack Pointer (W15) are greater than the contents of the SPLIM register by 2 and a push operation is performed, a Stack Error Trap will not occur. The Stack Error Trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a Stack Error Trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value, 0x1FFE.

**Note:** A Stack Error Trap may be caused by any instruction that uses the contents of the W15 register to generate an effective address (EA). Thus, if the contents of W15 are greater than the contents of the SPLIM register by 2, and a CALL instruction is executed, or if an interrupt occurs, a Stack Error Trap will be generated.

# 3. Page 2-34, Section 2.9.2.5 DO Loop Restrictions

On page 2-34, Section 2.9.2.5 DO Loop Restrictions, the following paragraph and bullets should be added to the end of this section:

The instruction that is executed two instructions before the last instruction in a DO loop should not modify any of the following:

•CPU priority level governed by the IPL (SR<7:5>) bits

•Peripheral Interrupt Enable bits governed by the IEC0, IEC1 and IEC2 registers

•Peripheral Interrupt Priority bits governed by the IPC0 through IPC11 registers

If the restrictions above are not followed, the DO loop may execute incorrectly.

# 4. Page 2-34, Section 2.9.2.5.1 Last Instruction Restrictions

On page 2-34, Section 2.9.2.5.1 Last Instruction Restrictions, the following bullet should be added to the end of the bulleted list:

6. DISI instruction

# 5. Page 2-37, Section 2.10.2.4 Instruction Stalls and Program Space Visibility

On page 2-37, Section 2.10.2.4 Instruction Stalls and Program Space Visibility should be replaced with the following:

# 2.10.2.4 Instruction Stalls and Program Space Visibility (PSV)

When program space (PS) is mapped to data space by enabling the PSV (CORCON<2>) bit, and the X space EA falls within the visible program space window, the read or write cycle is redirected to the address in program space. Accessing data from program space takes up to 3 instruction cycles.

Instructions operating in PSV address space are subject to RAW data dependencies and consequent instruction stalls, just like any other instruction.

Consider the following code segment:

ADD W0, [W1], [W2++]; PSV = 1, W1=0x8000, PSVPAG=0xAA MOV [W2], [W3]

This sequence of instructions would take 5 instruction cycles to execute. 2 instruction cycles are added to perform the PSV access via W1. Furthermore, an instruction stall cycle is inserted to resolve the RAW data dependency caused by W2.

# 6. Page 2-39, Table 2-8 dsPIC30F Core Register Map (Continued)

On page 2-39, Table 2-8 dsPIC30F Core Register Map (Continued), in the first row of the table, correct bits names for bit 8 through bit 12 in the CORCON register as follows:

Bit Location in CORCON	Bit Name (Incorrect)	Bit Name (Please read as)
12	-	US
11	US	EDT
10	EDT	DL2

TABLE 1:CORCON BIT NAMES

# 7. Page 3-19, Register 3-1: MODCON: Modulo and Bit-Reversed Addressing Control Register, bit 7-4

On page 3-19, Register 3-1: MODCON: Modulo and Bit-Reversed Addressing Control Register, the description for bit4 through bit7 should be modified as follows. All other bit definitions do not change and hence are not described:

# Register 3-1: MODCON: Modulo and Bit-Reversed Addressing Control Register

Upper Byte:									
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
XMODEN	YMODEN	-	—	BWM<3:0>					
bit 15							bit 8		

Lower Byte:							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
YWM<3:0>				XWM<3:0>			
bit 7							bit 0

bit 7-4 YWM<3:0>: Y AGU W Register Select for Modulo Addressing bits

1111 = Modulo addressing disabled

1110 = W14 selected for modulo addressing

1101 = W13 selected for modulo addressing

0000 = W0 selected for modulo addressing

**Note:** A write to the MODCON register should not be followed by an instruction that performs an indirect read operation using a W register. Unexpected results may occur. Some instructions perform an implicit indirect read. These are: POP, RETURN, RETFIE, RETLW and ULNK.

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

# 8. Page 4-10, Section 4.4.3 PSV Timing

On page 4-10, Section 4.4.3 PSV Timing should be replaced with the following:

# 4.4.3 PSV Timing

Instructions that use PSV will require two extra instruction cycles to complete execution, except the following instructions that require only one extra cycle to complete execution:

-The  $\ensuremath{\mathtt{MAC}}$  class of instructions with data pre-fetch operands

-All MOV instructions including the MOV.D instruction

The additional instruction cycles are used to fetch the PSV data on the program memory bus.

# 4.4.3.1 Using PSV in a REPEAT Loop

Instructions that use PSV within a REPEAT loop eliminate the extra instruction cycle(s) required for the data access from program memory, hence incurring no overhead in execution time. However, the following iterations of the REPEAT loop will incur an overhead of two instruction cycles to complete execution:

- -The first iteration
- -The last iteration
- -Instruction execution prior to exiting the loop due to an interrupt
- -Instruction execution upon re-entering the loop after an interrupt is serviced

# 4.4.3.2 PSV and Instruction Stalls

Refer to **Item 5 in this FRM Errata Document** for more information about instruction stalls using PSV.

# 9. Page 5-5, Table 5-1 NVMCON Register Values

On page 5-5, Table 5-1 NVMCON Register Values should be replaced with the following:

NVMCON Register Values for RTSP Program and Erase Operations								
Memory Type	NVMCON Value							
Elech BM	Erase	1 row (32 instr. words)	0x4041					
	Program	1 row (32 instr. words)	0x4001					
	Fraça	1 data word	0x4044					
	LIASE	16 data words	0x4045					
	Program	1 data word	0x4004					
	riogram	16 data words	0x4005					
Configuration Register	Write <sup>(see Note)</sup>	1 config. register	0x4008					

# Table 5-1: NVMCON Register Values

**Note:** The device configuration registers may be written to a new value without performing an erase cycle.

# 10. Page 5-6, Section 5.3.2 NVMADR Register

On page 5-6, Section 5.3.2 NVMADR Register should be replaced with the following:

# 5.3.2 NVM Address Registers

There are two NVM Address Registers - NVMADRU and NVMADR. These two registers when concatenated form the 24-bit effective address (EA) of the selected row or word for programming operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

The register pair, NVMADRU:NVMADR, capture the EA<23:0> of the last table-write instruction that has been executed and select the row of Flash or EEPROM memory to write/erase. Figure 5-2 shows how the program memory EA is formed for programming and erase operations.

Although the NVMADRU and NVMADR registers are automatically loaded by the table-write instructions, the user can also directly modify their contents before the programming operation begins. A write to these registers will be required prior to an erase operation, because no table-write instructions are required for any erase operation.



Figure 5-2: NVM Addressing with TBLPAG and NVM Address Registers

# 11. Page 5-7, Register 5-1 NVMCON

On page 5-7, Register 5-1: NVMCON: Non-Volatile Memory Control Register, the definition of the WREN and PROGOP bits should be modified as follows. All other bit definitions do not change and hence are not described here.

Register 5-1:	NVMCON: Non-Volatile Memory	Control Register

Upper Byte	<b>e</b> :						
R/S-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR		_	_		—
bit 15							bit 8

Lower Byte	):						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PROGOP<7:0>							
bit 7							bit 0

```
bit 14 WREN: Write (Erase or Program) Enable bit
```

1 = Enable an erase or program operation

# 0 = No operation allowed (Device clears this bit on completion of the write/erase operation)

bit 7-0 **PROGOP<7:0>:** Programming Operation Command Byte bits

# Erase Operations:

- 0x41 = Erase 1 row (32 instruction words) from 1 panel of program Flash
- 0x44 = Erase 1 data word from data Flash
- 0x45 = Erase 1 row (16 data words) from data Flash

# Programming Operations:

- 0x01 = Program 1 row (32 instruction words) into Flash program memory
- 0x04 = Program 1 data word into data EEPROM
- 0x05 = Program 1 row (16 data words) into data EEPROM
- $0 \ge 08$  = Program 1 data word into device configuration register

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
S = Settable bit	-n = Value at POR	'1' = Bit is set
'0' = Bit is cleared	x = Bit is unknown	

# 12. Page 5-8, Register 5-2: NVMADR: Non-Volatile Memory Address Register, bit 15-0

On page 5-8, Register 5-2: NVMADR: Non-Volatile Memory Address Register, bit 15-0 should be replaced with the following: :

R/W-x R/W	/-x R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		NVMADR<	<15:8>			
bit 15						bit 8

Lower Byte	):						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
NVMADR<7:0>							
bit 7							bit 0

# bit 15-0 NVMADR<15:0>: NV Memory Write Address bits

Selects the location to program or erase in program or data Flash memory.

This register may be read or written by user. This register will contain the address of EA<15:0> of the last table write instruction executed, until written by the user.

**Note:** The NVMADRU register function is similar to the NVMADR register and holds the upper 8 bits of the location to be programmed or erased. The value of the TBLPAG register is automatically loaded into the NVMADRU register during a table write instruction.

Legend:					
R = Readable bit	W = Writable bit	bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

# 13. Page 5-10, Section 5.4.2.1 Flash Program Memory Programming Algorithm

On page 5-10, Section 5.4.2.1 Flash Program Memory Programming Algorithm should be replaced with the following:

# 5.4.2.1 Flash Program Memory Programming Algorithm

The user can erase and program Flash Program Memory by rows (32 instruction words). The general process is as follows:

- 1. Read one row of program Flash (32 instruction words) and store into data RAM as a data "image". The RAM image must be read from an even 32-word program memory address boundary.
- 2. Update the RAM data image with the new program memory data.
- 3. Erase program Flash row.
  - Setup NVMCON register to erase 1 row of Flash program memory.
  - Write address of row to be erased into NVMADRU and NVMADR registers.
  - Disable interrupts.
  - Write the key sequence to NVMKEY to enable the erase.
  - Set the WR bit. This will begin erase cycle.
  - CPU will stall for the duration of the erase cycle.
  - The WR bit is cleared when erase cycle ends.
  - Re-enable interrupts.
- 4. Write 32 instruction words of data from RAM into the Flash program memory write latches.
- 5. Program 32 instruction words into program Flash.
  - Setup NVMCON to program one row of Flash program memory.
  - Disable interrupts.
  - Write the key sequence to NVMKEY to enable the program cycle.
  - Set the WR bit. This will begin the program cycle.
  - CPU will stall for duration of the program cycle.
  - The WR bit is cleared by the hardware when program cycle ends.
  - Re-enable interrupts.
- 6. Repeat steps 1 through 6, as needed, to program the desired amount of Flash program memory
  - **Note:** The user should remember that the minimum amount of program memory that can be modified using RTSP is 32 instruction word locations. Therefore, it is important that an image of these locations be stored in general purpose RAM before an erase cycle is initiated. An erase cycle must be performed on any previously written locations before any programming is done.

# 14. Page 5-11, Section 5.4.2.2 Erasing a Row of Program Memory

On page 5-11, Section 5.4.2.2 Erasing a Row of Program Memory should be replaced with the following:

# 5.4.2.2 Erasing a Row of Program Memory

The following is a code sequence that can be used to erase a row (32 instructions) of program memory. The NVMCON register is configured to erase one row of program memory. The NVMADRU and NVMADR registers are loaded with the address of the row to be erased. The program memory must be erased at 'even' row boundaries. Therefore, the 6 LSbits of the value written to the NVMADR register have no effect when a row is erased.

The erase operation is initiated by writing a special unlock, or key sequence to the NVMKEY register before setting the WR control bit (NVMCON<15>). The unlock sequence needs to be executed in the exact order shown without interruption. Therefore, interrupts should be disabled prior to writing the sequence.

Two NOP instructions should be inserted in the code at the point where the CPU will resume operation. Finally, interrupts can be enabled (if required).

```
; Setup NVMCON to erase one row of Flash program memory
   MOV
         #0x4041,W0
   MOV
          W0 NVMCON
; Setup address pointer to row to be ERASED
   MOV
        #tblpage(PROG_ADDR),W0
        WO NVMADRU
   MOV
        #tbloffset(PROG ADDR),W0
   MOV
   MOV
         W0,NVMADR
; Disable interrupts, if enabled
   PUSH SR
        #0x00E0,W0
   MOV
   IOR
          SR
; Write the KEY sequence
   MOV
            #0x55,W0
   MOV W0,
             NVMKEY
   MOV #0xAA, W0
   MOV W0,
            NVMKEY
; Start the erase operation
   BSET NVMCON, #WR
; Insert two NOPs after the erase cycle (required)
   NOP
   NOP
; Re-enable interrupts, if needed
   POP
          SR
```

**Note:** When erasing a row of program memory, the user writes the upper 8 bits of the erase address directly to the NVMADRU and NVMADR registers. Together, the contents of the NVMADRU and NVMADR registers form the complete address of the program memory row to be erased.

The NVMADRU and NVMADR registers specify the address for all Flash erase and program operations. However, these two registers do not have to be directly written by the user for Flash program operations. This is because the table write instructions used to write the program memory data automatically transfers the TBLPAG register contents and the table write address into the NVMADRU and NVMADR registers.

The above code example could be modified to perform a 'dummy' table write operation to capture the program memory erase address.

# 15. Page 5-12, Section 5.4.2.3 Loading Write Latches

On page 5-12, Section 5.4.2.3 Loading Write Latches should be replaced with the following:

# 5.4.2.3 Loading Write Latches

The following is a sequence of instructions that can be used to load the 768-bits of write latches (32 instruction words). Four TBLWTL and four TBLWTH instructions are needed to load the write latches selected by the table pointer.

The TBLPAG register is loaded with the 8 MSbits of the program memory address. The user does not need to write the NVMADRU:NVMADR register-pair for a Flash programming operation. The 24-bits of the program memory address are automatically captured into the NVMADRU:NVMADR register-pair when each table write instruction is executed. The program memory must be programmed at an 'even' 32 instruction word address boundary. In effect, the 6 LSbits of the value captured in the NVMADR register are not used during the programming operation.

The row of 32 instruction words do not necessarily have to be written in sequential order. The 6 LSbits of the table write address determine which of the latches will be written. However, all 32 instruction words should be written for each programming cycle to overwrite old data.

**Note:** The following code example is the 'Load\_Write\_Latch' code referred to in subquent examples.

```
; Set up a pointer to the first program memory location to be written.
MOV
       #tblpage(PROG_ADDR),W0
MOV
       W0 TBLPAG
MOV
       #tbloffset(PROG ADDR),W0
; Perform the TBLWT instructions to write the latches
; WO is incremented in the TBLWTH instruction to point to the
; next instruction location.
MOV
       #LOW WORD 0,W2
MOV
       #HIGH_BYTE_0,W3
TBLWTL W2 [W0]
TBLWTH W3 [W0++]
                     ; 1st_program_word
MOV #LOW WORD 1,W2
     #HIGH BYTE 1,W3
MOV
TBLWTL W2 [W0]
TBLWTH W3, [W0++]
                    ; 2nd_program_word
MOV #LOW_WORD_2,W2
MOV
       #HIGH BYTE 2,W3
TBLWTL W2, [W0]
TBLWTH W3 [W0++]
                      ; 3rd program word
MOV #LOW_WORD_3,W2
MOV #HIGH_BYTE_3,W3
TBLWTL W2 [W0]
TBLWTH W3, [W0++]
                     ; 4th program word
. . . . . . . .
. . . . . . . .
MOV #LOW_WORD_31,W2
MOV #HIGH_BYTE_31,W3
TBLWTL W2 [W0]
TBLWTH W3, [W0++] ; 32nd_program_word
```

# 16. Page 6-6, Section 6.2 Non-Maskable Traps

On page 6-6, Section 6.2 Non-Maskable Traps, the second paragraph should be replaced with the following:

The dsPIC30F has four implemented sources of non-maskable traps:

•Oscillator Failure Trap

- •Stack Error Trap
- Address Error Trap
- •Arithmetic Error Trap

# 17. Page 6-7, Section 6.2.2 Hard Traps

On page 6-7, Section 6.2.2 Hard Traps, paragraph 1 should be replaced with the following:

Hard traps include exceptions of priority level 13 through level 15, inclusive. The **address** error (level 13) and oscillator error (level 14) traps fall into this category.

# 18. Page 6-8, Section 6.2.2.3 Address Error Trap (Hard Trap, Level 13)

On page 6-8, Section 6.2.2.3 Address Error Trap (Hard Trap, Level 13), the following additional circumstances under which an Address Error Trap may occur, should be included in the numbered list of items:

**4.Execution of a** "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address.

5.Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

# 19. Page 6-10, Section 6.2.5 Wake-up from SLEEP and IDLE

On page 6-10, Section 6.2.5 Wake-up from SLEEP and IDLE, the existing note should be replaced with the following:

**Note:** User interrupt sources that are assigned to CPU priority level 0 cannot wake the CPU from SLEEP or IDLE mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the CPU priority level for the interrupt must be assigned to CPU priority level 1 or greater.

# 20. Page 6-43, Table 6-3: Special Function Registers Associated with Interrupt Controller

On page 6-43, Table 6-3: Special Function Registers Associated with Interrupt Controller, row 3, Bit 0, SFR Name: IFS0, should be replaced with the following:

INT0IF

# 21. Page 7-7, Register 7-1 OSCCON

On page 7-7, Register 7-1: OSCCON, the register description should be modified as follows to include the TUN<3:0> bits for the on-chip Fast RC oscillator. All other bit definitions do not change and hence are not described.

Register 7-1	OSCCON	Oscillator	Control	Register
negister /-1.	0000011.	OScillator	0011101	riegister

Upper Byte:									
R/W-0	R/W-0	R-y	R-y	U-0	U-0	R/W-y	R/W-y		
TUN3	TUN2	COSC<1:0>		TUN1	TUN0	NOSC<1:0>			
bit 15							bit 8		

Lower Byte	:						
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	R/W-0	R/W-0
POST	<1:0>	LOCK	—	CF	_	LPOSCEN	OSWEN
bit 7							bit 0

bit 15-14 **TUN<3:2>:** Upper 2 bits of the TUN bit-field. Refer to the description of TUN<1:0> (OSCCON<11:10>) bits for details.

bit 11-10 **TUN<1:0>:** Lower 2 bits of the TUN bit-field.

The four bit field specified by TUN<3:0> allows the user to tune the internal fast RC oscillator which has a nominal frequency of 8 MHz. The user may be able to tune the frequency of the FRC oscillator within a range of +/- 12% (or 960 kHz) in steps of 1.5% around the factory-calibrated frequency setting, as follows:

TUN<3:0> = 0111 provides the highest frequency

**TUN<3:0>** = 0000 provides the factory-calibrated frequency

....

**TUN<3:0>** = 1000 provides the lowest frequency

**Note:** Refer to the device-specific data sheet for the tuning range and tuning step size for the FRC ocillator on your device.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
y = Value set from configuration bits on POR or BOR					

**Note:** The OSCCON register description and functionality may vary depending on the clock sources available on the selected device. Please refer to the specific device data sheet for additional details on this register..

# 22. Page 7-23, Section 7.17.3 Clock Switching Tips

On page 7-23, Section 7.17.3 Clock Switching Tips, add the following note to the end:

**Note:** The application should not attempt to switch to a clock of frequency lower than 100 KHz when the fail-safe clock monitor is enabled. If such clock switching is performed, the device may generate an oscillator fail trap and switch to the Fast RC oscillator.

# 23. Page 7-24, Section 7.17.7.2 Aborting a Clock Switch

On page 7-24, Section 7.17.7.2 Aborting a Clock Switch, should be replaced with the following:

# 7.17.7.2 Aborting a Clock Switch

The following code sequence would be used to ABORT an unsuccessful clock switch:

MOV	#OSCCON,W1	; pointer to OSCCON
MOV.B	#0x46,W2	; first unlock code
MOV.B	#0x57,W3	; second unlock code
MOV.B	W2, [W1]	; write first unlock code
MOV.B	W3, [W1]	; write second unlock cod
BCLR	OSCCON, #OSWEN	; ABORT the switch

# 24. Page 10-4, Section 10.3.6 Wake-up from SLEEP on Interrupt

On page 10-4, Section 10.3.6 Wake-up from SLEEP on Interrupt, the following text should be added:

User interrupt sources that are assigned to CPU priority level 0 cannot wake the CPU from SLEEP mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the CPU priority level for the interrupt must be assigned to CPU priority level 1 or greater.

# 25. Page 10-4, Section 10.4 IDLE Mode

On page 10-4, Section 10.4 IDLE Mode, the following text should be added:

User interrupt sources that are assigned to CPU priority level 0 cannot wake the CPU from IDLE mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the CPU priority level for the interrupt must be assigned to CPU priority level 1 or greater.

# 26. Page 15-6, Register 15-2: PTMR: PWM Time Base Register, bit 14-0

On page 15-6, Register 15-2: PTMR: PWM Time Base Register, the description of bit 0 through bit 14 should be replaced as follows. All other bit definitions do not change and hence are not described.

Register 15-2:	PTMR: PWM Time	Base Register

Upper Byte	e:							
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTDIR		PTMR <14:8>						
bit 15							bit 8	

Lower Byte	e:						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTMR <7:0>							
bit 7							bit 0

bit 14-0 PTMR <14:0>: PWM Timebase Register Count Value

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 27. Page 15-32, Section 15.10 PWM Fault Pins

On page 15-32, Section 15.10 PWM Fault Pins, paragraph 2 should be replaced with the following:

The fault pins may have other multiplexed functions depending on the dsPIC device variant. When used as a fault input, each fault pin is readable via its corresponding PORT register. The FLTA and FLTB pins function as active low inputs so that it is easy to wire-OR many sources to the same input through an external pull-up resistor. When not used with the PWM module, these pins may be used as general purpose I/O or **another multiplexed function**. Each fault pin has its own interrupt vector, interrupt flag bit, interrupt enable bit, and interrupt priority bits associated with it.

# 28. Page 15-32, Section 15.10.1 Fault Pin Enable Bits

On page 15-32, Section 15.10.1 Fault Pin Enable Bits, paragraph 2 should be replaced with the following:

If all enable bits are cleared in the FLTACON or FLTBCON registers, then that fault input pin has no effect on the PWM module and **no fault interrupts will be produced**.

# 29. Page 17-9, Register 17-4 ADCHS

On page 17-9, Section 17-4 ADCHS, the following note should be added to the ADCHS register description:

**Note:** The ADCHS register description and functionality will vary depending on the number of A/D inputs available on the selected device. Please refer to the specific device datasheet for additional details on this register.

# 30. Page 17-14, Section 17.7 Selecting the A/D Conversion Clock

On page 17-14, Section 17.7 Selecting the A/D Conversion Clock, paragraph 3 should be replaced with the following:

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 154 nsec (for VDD = 5V).

Also remove Table 17-1: Typical TAD vs. Device Operating Frequencies.

# 31. Page 17-37, Table 17-5 Converting Three Inputs, Four Times and Four Inputs, One time Per Interrupt

On page 17-37, Table 17-5 Converting Three Inputs, Four Times and Four Inputs, One Timer Per Interrupt, the initialization of the SMPI <3:0> (ADCON2<5:2>) bits should be modified as follows:

SMPI<3:0> = 0011

# 32. Page 17-46, Section 17.16 A/D Sampling Requirements

The entire Section 17.16 should be replaced with the following text and figures:

The analog input model of the 10-bit A/D converter is shown in Figure 17-21. The total sampling time for the A/D is a function of the internal amplifier settling time and the holding capacitor charge time.

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The source impedance (Rs), the interconnect impedance (Ric), and the internal sampling switch (Rss) impedance combine to directly affect the time required to charge the capacitor CHOLD. The combined impedance of the analog sources must therefore be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D converter, the maximum recommended source impedance, Rs, is 5 k $\Omega$ . After the analog input channel is selected (changed), this sampling function must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see the device electrical specifications.



### Figure 17-21: 10-bit A/D Converter Analog Input Model

Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if Rs  $\leq$  5 k $\Omega$ .

# 33. Page 18-12, Section 18.7 Selecting the A/D Conversion Clock

On page 18-12, Section 18.7 Selecting the A/D Conversion Clock, paragraph 3 should be replaced with the following:

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 667 nsec (for VDD = 5V).

Also remove Table 18-1: Typical TAD vs. Device Operating Frequencies.

# 34. Page 18-27, Section 18.15 A/D Sampling Requirements

The entire Section 18.15 should be replaced with the following text and figures:

The analog input model of the 12-bit A/D converter is shown in Figure 18-11. The total sampling time for the A/D is a function of the internal amplifier settling time and the holding capacitor charge time.

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the voltage level on the analog input pin. The source impedance (Rs), the interconnect impedance (Ric), and the internal sampling switch (Rss) impedance combine to directly affect the time required to charge the capacitor CHOLD. The combined impedance of the analog sources must therefore be small enough to fully charge the holding capacitor within the chosen sample time. To minimize the effects of pin leakage currents on the accuracy of the A/D converter, the maximum recommended source impedance, Rs, is 2.5 k $\Omega$ . After the analog input channel is selected (changed), this sampling function must be completed prior to starting the conversion. The internal holding capacitor will be in a discharged state prior to each sample operation.

At least 1 TAD time period should be allowed between conversions for the sample time. For more details, see the device electrical specifications.



# Figure 18-11: 12-bit A/D Converter Analog Input Model

# 35. Page 19-10, Section 19.4.1 Enabling the UART, Page 19-13, Section 19.5.3 Setup for UART Transmit and Page 19-20, Section 19.9 Initialization

Add the following note to these subsections:

Note: The UTXEN bit should not be set until the UARTEN bit has been set. Otherwise, UART transmissions will not be enabled.

# 36. Page 19-13, Section 19.5.3 Setup for UART Transmit

On page 19-13, Section 19.5.3 Setup for UART Transmit, delete Step 3 in this section.

# 37. Page 19-17, Section 19.6.4 Setup for UART Reception

On page 19-17, Section 19.6.4 Setup for UART Reception, delete Step 3 in this section.

# 38. Page 19-20, Section 19.9 Initialization

On page 19-20, Section 19.9 Initialization, Example 19-2 and Example 19-3 should be replaced with the following:

Example 19-2: 8-bit Transmit/Receive (UART1)

MOV MOV	#baudrate,W0 W0,U1BRG	; Set Baudrate
BSET BCLR BCLR BSET BCLR BCLR	IPC2, #U1TXIP2 IPC2, #U1TXIP1 IPC2, #U1TXIP0 IPC2, #U1RXIP2 IPC2, #U1RXIP1 IPC2, #U1RXIP0	; Set UART TX interrupt priority ; ; ; Set UART RX interrupt priority ; ;
CLR	U1STA	
MOV	#0x8800,W0	; Enable UART for 8-bit data, ; no parity, 1 STOP bit,
MOV	W0,U1MODE	, no wakeup
BSET	U1STA, #UTXEN	; Enable transmit
BSET BSET	IEC0,#U1TXIE IEC0,#U1RXIE	; Enable transmit interrupts ; Enable receive interrupts

MOV MOV	#baudrate,W0 W0,U1BRG	; Set Baudrate
BSET BCLR BCLR BSET BCLR BCLR	IPC2,#U1TXIP2 IPC2,#U1TXIP1 IPC2,#U1TXIP0 IPC2,#U1TXIP2 IPC2,#U1RXIP1 IPC2,#U1RXIP0	; Set UART TX interrupt priority ; ; ; Set UART RX interrupt priority ; ;
BSET	U1STA, #ADDEN	; Enable address detect
MOV	#0x8883,W0	; UART1 enabled for 9-bit data, ; no parity, 1 STOP bit, ; wakeup enabled
MOV	W0,U1MODE	
BSET	U1STA, #UTXEN	; Enable transmit
BSET BSET	IEC0,#U1TXIE IEC0,#U1RXIE	; Enable transmit interrupts ; Enable receive interrupts

Example 19-3: 8-bit Transmit/Receive (UART1), Address Detect Enabled

# 39. Page 21-9, Register 21-1 I2CCON

On page 21-9, Register 21-1: I2CCON: I<sup>2</sup>C Control Register, the description of the ACKDT bit should be corrected as follows. All other bit definitions do not change and hence are not described.

Upper Byte:							
R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

Register 21-1:	I2CCON: I <sup>2</sup> C Control Register

Lower Byte	:						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HC	HC	HC	HC	HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

bit 5 **ACKDT:** Acknowledge Data bit (When operating as I<sup>2</sup>C Master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence.

1 = Send NACK during acknowledge

0 = Send ACK during acknowledge

Legend:		
R = Readable	C = Clearable bit	U = Unimplemented bit, read as '0'
W = Writable	HS = Set by Hardware	S = Settable bit
HC = Cleared by Hardware	'0' = Bit cleared at POR	x = Bit is unknown at POR
'1' = Bit is set at POR		

# 40. I<sup>2</sup>C Interrupt Bit Names

Table 2 below, shows changes to the nomenclature of the  $I^2C$  module's interrupt enable, status flag and priority bits. These changes should be applied to the entire document.

TABLE 2:	INTERRUPT CONTROLLER
	REGISTER MAP: I <sup>2</sup> C BIT
	NAMES

Bit Location in SFR	Bit Name (Incorrect)	Bit Name (Please read as)
IFS0<14>	BCLIF	MI2CIF
IFS0<13>	I2CIF	SI2CIF
IEC0<14>	BCLIE	MI2CIE
IEC0<13>	I2CIE	SI2CIE
IPC3<10:8>	BCLIP<2:0>	MI2CIP<2:0>
IPC3<6:4>	I2CIP<2:0>	SI2CIP<2:0>

# 41. Page 22-12, Equation 22-1 DCI Bit Clock Generator Value

On page 22-12, Equation 22-1: DCI Bit Clock Generator Value, should be replaced by the following:

# Equation 22-1: DCI Bit Clock Generator Value

$$BCG<11:0> = \frac{fcy}{2fcsck} - 1$$

# 42. Page 22-24, Section 22.5.5.3 I<sup>2</sup>S Data Justification

On page 22-24, Section 22.5.5.3 I<sup>2</sup>S Data Justification, paragraph 2 should be replaced by the following:

If DJST = 1, the  $I^2S$  data transfers will be MSb left justified. The MSb of the data word will be presented on the CSDO pin during the same serial clock cycle as the rising or falling edge of the FS signal. After the data word has been transmitted, the state of the CSDO pin is dictated by the CSDOM (DCICON1<6>) bit.

# 43. Page 23-38, Section 23.5.2 Disable Mode

On page 23-38, Section 23.5.2 Disable Mode, add the following note to the end.

**Note:** Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable Mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

# 44. Pages 23-22 through 23-27, Table 23-1 and Table 23-2 CAN1/CAN2 Register Map

On pages 23-22 through 23-27 in Tables 23-1 and 23-2, the nomenclature of the CAN module transmit and receive buffer registers as well as the addresses of the CAN2 module registers should be changed/corrected as follows:

<b>TABLE 23-1:</b>	CAN	1 REGI	STER	MAP														
File Name	ADR									Bit								RESET
		15	14	13	12	÷	10	6	8	7	9	5	4	3	2	۰	0	
C1RXF0SID	300						SID<10:6	^				SID<5	5:0>				EXIDE	хххх
C1RXF0EIDH	302						EID<	17:14>					EID<1:	3:6>				XXXX
C1RXF0EIDL	304			EID	<5:0>					Ι		Ι						хххх
unused	306	I					Ι			Ι		Ι						хххх
C1RXF1SID	308						SID<10:6	٨				SID<5	2:0>			Ι	EXIDE	XXXX
C1RXF1EIDH	30A						EID<	17:14>					EID<1	3:6>				XXXX
C1RXF1EIDL	30C			EID	<5:0>					Ι		Ι	Ι			Ι		XXXX
unused	30E						Ι	Ι		Ι								хххх
C1RXF2SID	310	I		Ι			SID<10:6	٨				SID<5	2:0>			Ι	EXIDE	XXXX
C1RXF2EIDH	312						EID<	17:14>					EID<1	3:6>				хххх
C1RXF2EIDL	314			EID	<5:0>					Ι		Ι	Ι		Ι	Ι		XXXX
unused	316						Ι	Ι		Ι		Ι	Ι		Ι	Ι		XXXX
C1RXF3SID	318						SID<10:6	٨				SID<£	2:0>			Ι	EXIDE	XXXX
C1RXF3EIDH	31A						EID<	17:14>					EID<1	3:6>				XXXX
C1RXF3EIDL	31C			EID	<5:0>					Ι		Ι	Ι	Ι	Ι	Ι		XXXX
unused	31E						Ι			Ι			Ι			Ι		XXXX
C1RXF4SID	320	Ι					SID<10:6	٨				SID<5	2:0>			Ι	EXIDE	хххх
C1RXF4EIDH	322						EID<	17:14>					EID<1	3:6>				XXXX
C1RXF4EIDL	324			EID	<5:0>					Ι			Ι			Ι		XXXX
unused	326						Ι			Ι		Ι	Ι			Ι		XXXX
C1RXF5SID	328						SID<10:6	٨				SID<5	2:0>			Ι	EXIDE	XXXX
C1RXF5EIDH	32A	Ι		I	Ι		EID<	17:14>					EID<1	3:6>				XXXX
C1RXF5EIDL	32C			EID	<5:0>					Ι		Ι	Ι	Ι	Ι	Ι	I	хххх
unused	32E							Ι		Ι			Ι		Ι	Ι		XXXX
C1RXM0SID	330						SID<10:6	٨				SID<£	2:0>			Ι	MIDE	XXXX
C1RXM0EIDH	332				Ι		EID<	17:14>					EID<1;	3:6>				XXXX
C1RXM0EIDL	334			EID	<5:0>					Ι		Ι	Ι		Ι	Ι		XXXX
nnused	336	Ι		Ι			Ι	Ι	Ι	Ι			Ι	Ι		Ι		XXXX
C1RXM1SID	338						SID<10:6	٨				SID<£	2:0>			Ι	MIDE	хххх
C1RXM1EIDH	33A	Ι					EID<	17:14>					EID<1	3:6>				XXXX
C1RXM1EIDL	33C			ĒIĎ	<5:0>					Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	XXXX
unused	33E				Ι		Ι	Ι		Ι	I	Ι	Ι	I	Ι	Ι	I	хххх

# dsPIC30F Family Reference Manual

© 2004 Microchip Technology Inc.

TABLE 23-1:	CAN	11 REG	ISTER	MAP (	CONTIL	NUED)												
File Name	ADR									Bit								RESET
		15	14	13	12	1	10	6	8	7	9	5	4	3	2	۲	0	
C1TX2SID	340			SID<10:6:	^			I	I			SID<5:0	4			SRR	도 필	XXXX
C1TX2EID	342		EID<	17:14>									EID<13:	3>				XXXX
C1TX2DLC	342			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<3:	^0					XXXX
C1TX2B1	346				Transmit Bı	uffer 0 Byte	1					Tran	smit Buffer	0 Byte 0				XXXX
C1TX2B2	348			-	Transmit Bu	uffer 0 Byte	3					Tran	smit Buffer	0 Byte 2				XXXX
C1TX2B3	34A				Transmit Bı	uffer 0 Byte	5					Tran	smit Buffer	0 Byte 4				XXXX
C1TX2B4	34C			,	Transmit Bu	uffer 0 Byte	7					Tran	smit Buffer	0 Byte 6				XXXX
C1TX2CON	34E	I	Ι	I	Ι	I	I	Ι	I	I	TX ABT	TX LARB	TX ERR	TX REQ		тхряј	[0:1	0000
C1TX1SID	350			SID<10:6:	٨		I	Ι	I			SID<5:(	4			SRR	TX IDE	XXXX
C1TX1EID	352		EID<	17:14>			Ι						EID<13:	<u>0</u> >				хххх
C1TX1DLC	352			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<3:	<0					XXXX
C1TX1B1	356			-	Transmit Bı	uffer 0 Byte	1					Tran	smit Buffer	0 Byte 0				XXXX
C1TX1B2	358			,	Transmit Bı	uffer 0 Byte	3					Tran	smit Buffer	0 Byte 2				XXXX
C1TX1B3	35A				Transmit Bı	uffer 0 Byte	5					Tran	smit Buffer	0 Byte 4				XXXX
C1TX1B4	35C			,_	Transmit Bu	uffer 0 Byte	7					Tran	smit Buffer	0 Byte 6				XXXX
C1TX1CON	35E	I	Ι	Ι	I	Ι	I	Ι	Ι	Ι	TX ABT	TX LARB	TX ERR	TX REQ		TXPRI[	[0:1	0000
C1TX0SID	360			SID<10:6:	٨		I	Ι	I			SID<5:(	Δ			SRR	TX IDE	XXXX
C1TX0EID	362		EID<	17:14>									EID<13:	<u>0</u> >				хххх
C1TX0DLC	362			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<3:	<0					XXXX
C1TX0B1	366			,-	Transmit Bu	uffer 0 Byte	5 1					Tran	smit Buffer	0 Byte 0				XXXX
C1TX0B2	368				Transmit Bı	uffer 0 Byte	33					Tran	smit Buffer	0 Byte 2				XXXX
C1TX0B3	36A				Transmit Bı	uffer 0 Byte	) 5 (					Tran	smit Buffer	0 Byte 4				XXXX
C1TX0B4	36C			,-	Transmit Bu	uffer 0 Byte	5 7					Tran	smit Buffer	0 Byte 6				XXXX
CITX0CON	36E	I	I	I	I	Ι	I	Ι	I	Ι	TX ABT	TX LARB	TX ERR	TX REQ		TXPRI	[0:1	0000

			2															
File Name	ADR									Bit								RESET
		15	14	13	12	ŧ	10	6	8	7	9	5	4	3	2	-	0	
C1RX1SID	370						SID<10:6>					SID<5	<0:			SRR	RX IDE	XXXX
C1RX1EID	372				Ι		EID<1	7:14>					EID<13	:6>				XXXX
C1RX1DLC	374			EID<	.0:5>			RX RTR	RX RB1	I	I	I	RX RB0		DLC	[3:0]		XXXX
C1RX1B1	376			ц	eceive Bu	ffer 1 Byte	1					Re	sceive Buffe	r 1 Byte 0				хххх
C1RX1B2	378			ц	leceive Bu	ffer 1 Byte	3					Re	ceive Buffe	r 1 Byte 2				XXXX
C1RX1B3	37A			ш	eceive Bu	ffer 1 Byte	5					Re	sceive Buffe	r 1 Byte 4				XXXX
C1RX1B4	37C			ш	leceive Bu	ffer 1 Byte	7					Re	sceive Buffe	r 1 Byte 6				XXXX
C1RX1CON	37E	Ι	I	I	I	Ι	Ι	I	Ι	FUL	Ι	Ι	RX ERR	RX RTR R0	E.	=І∟НІТ[2:0]		0000
C1RX1SID	380	I	Ι	I			SID<10:6>					SID<5	<0:			SRR	RX IDE	хххх
C1RX1EID	382						EID<1	7:14>					EID<13	:6>				XXXX
C1RX1DLC	384			EID<	0:5>			RX RTR	RX RB1	Ι			RX RB0		DLC	[3:0]		XXXX
C1RX0B1	386			ш	eceive Bu	ffer 0 Byte	-					Re	sceive Buffe	r 0 Byte 0				XXXX
C1RX0B2	388			ц	leceive Bu	ffer 0 Byte	3					Re	sceive Buffe	r 0 Byte 2				XXXX
C1RX0B3	38A			ц	eceive Bu	ffer 0 Byte	5					Re	ceive Buffe	r 0 Byte 4				XXXX
C1RX0B4	38C			Щ	leceive Bu	ffer 0 Byte	7					Re	ceive Buffe	r 0 Byte 6				XXXX
C1RX0CON	38E	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	FUL	Ι	Ι	RX ERR	RX RTR R0	RXB0 DBEN	JTOFF	FIL HIT 0	0000
C1CTRL	390	CAN CAP		C SIDL	ABAT	CAN CKS	œ	REQOP[2:0	[	υ	PMODE[2:(	[0	I	-	CODE[2:0]	_	I	0480
C1CFG1	392									]wls	1:0]S			BRP[	5:0]			0000
C1CFG2	394	I	WAK FIL	I		I	N.	EG2PH[2:(	[0	SEG2 PHTS	SAM	S	EG1PH[2:0]		<u>с</u>	PRSEG[2:0	_	0000
C1INTF	396	RXB0 OVR	RXB1 OVR	TXBO	TXBP	RXBP	TX WARN	RX WARN	E WARN	IVR IF	WAK IF	Err IF	TXB2 IF	TXB1 IF	TXB0 IF	RXB1 IF	RXB0 IF	0000
C1INTE	398	Ι	Ι	I	I	Ι	I	I	I	IVR IE	WAK IE	Err Ie	TXB2 IE	TXB1 IE	TXB0 IE	RXB1 IE	RXB0 IE	0000
C1EC	39A				ransmit Er	ror Counte	۶۲. 					Ä	eceive Erro	r Counter				0000
Reserved	39C 3FE	Ι	I	I	I	Ι	I	I	I	I		I	I	I	I	I	I	XXXX
Legend: x = Unknov	NN																	

# TABLE 23-1: CAN1 REGISTER MAP (CONTINUED)

<b>TABLE 23-2:</b>	CAN	2 REGI	STER	MAP														
File Name	ADR									Bit								RESET
		15	14	13	12	£	10	6	8	7	9	5	4	e	7	-	0	
C2RXF0SID	3C0						SID<10:6:					SID<	5:0>				EXIDE	хххх
<b>C2RXF0EIDH</b>	3C2						EID<	17:14>					EID<1	3:6>				XXXX
<b>C2RXF0EIDL</b>	3C4			EID<	<5:0>													XXXX
unused	3C6									Ι			Ι		Ι	Ι		хххх
C2RXF1SID	3C8						SID<10:6:	^				SID<£	2:0>				EXIDE	хххх
C2RXF1EIDH	3CA		Ι				EID<	17:14>					EID<1	3:6>				хххх
C2RXF1EIDL	300			EID	<5:0>								Ι					XXXX
nused	3CE								Ι				Ι					хххх
C2RXF2SID	3D0						SID<10:6:	•				SID<	2:0>				EXIDE	хххх
<b>C2RXF2EIDH</b>	3D2						EID<	17:14>					EID<1	3:6>				XXXX
<b>C2RXF2EIDL</b>	3D4			EID	<5:0>											Ι		XXXX
unused	3D6		I		I					I			Ι			I		хххх
C2RXF3SIDH	3D8		Ι				SID<10:6:	٨				SID<	2:0>				EXIDE	хххх
C2RXF3EID	3DA			I	Ι		EID<	17:14>					EID<1(	3:6>				XXXX
<b>C2RXF3EIDL</b>	3DC			EID<	<5:0>				Ι		Ι		Ι					хххх
nuused	3DE	Ι	I	I	I			Ι	Ι			I			I	I		XXXX
C2RXF4SID	3E0						SID<10:6:					SID<£	2:0>				EXIDE	хххх
C2RXF4EIDH	3E2		Ι				EID<	17:14>					EID<1	3:6>				хххх
C2RXF4EIDL	3E4			EID	<5:0>								Ι			Ι		хххх
unused	3E6												Ι					XXXX
C2RXF5SID	3E8		Ι				SID<10:6:	•				SID<£	2:0>				EXIDE	хххх
<b>C2RXF5EIDH</b>	3EA		Ι		I		EID<	17:14>					EID<1	3:6>				хххх
<b>C2RXF5EIDL</b>	3EC			EID<	<5:0>													XXXX
unused	3EE	Ι	Ι					Ι	Ι			I			Ι		-	XXXX
C2RXM0SID	3F0		Ι				SID<10:6:	٨				SID<	2:0>				MIDE	хххх
C2RXM0EIDH	3F2		Ι				EID<	17:14>					EID<1	3:6>				хххх
<b>C2RXM0EIDL</b>	3F4			EID<	<5:0>								Ι			Ι		хххх
unused	3F6												Ι				-	хххх
C2RXM1SID	3F8						SID<10:6:	^				SID<5	2:0>				MIDE	хххх
C2RXM1EIDH	3FA				Ι		EID<	17:14>					EID<1(	3:6>				XXXX
C2RXM1EIDL	3FC			EID	<5:0>						Ι		Ι				Ι	XXXX
nnused	3FE		I	I	I				Ι		Ι							XXXX

	NHO CAIN			LAN													_	
File Name	ADR									Bit								RESET
		15	14	13	12	Ŧ	10	6	8	7	9	5	4	в	2	-	0	
C2TX2SID	400			SID<10:6	Δ		1		I			SID<5	<0:			SRR	TX IDE	XXXX
C2TX2EID	402		EID<	17:14>					I				EID<13	3:6>				хххх
C2TX2DLC	404			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<	3:0>					XXXX
C2TX2B1	406				Transmit B	uffer 0 Byt	e 1					Tra	ansmit Buffe	er 0 Byte 0				XXXX
C2TX2B2	408				Transmit B	uffer 0 Byt	e 3					Tra	ansmit Buffe	er 0 Byte 2				XXXX
C2TX2B3	40A				Transmit B	uffer 0 Byt	e 5					Tra	ansmit Buffe	er 0 Byte 4				XXXX
C2TX2B4	40C				Transmit B	uffer 0 Byt	e 7					Tra	ansmit Buffe	er 0 Byte 6				XXXX
C2TX2CON	40E	I	I	I	I	I	I	I	I	I	TX ABT	TX LARB	TX ERR	TX REQ	I	тхряц	1:0]	0000
C2TX1SID	410			SID<10:6	Δ		Ι	I	I			SID<5	<0:			SRR	TX IDE	XXXX
C2TX1EID	412		EID<	17:14>									EID<13	3:6>				хххх
C2TX1DLC	414			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<	3:0>		I	I	I	xxxx
C2TX1B1	416				Transmit B	uffer 0 Byt	e 1					Tra	ansmit Buffe	er 0 Byte 0				XXXX
C2TX1B2	418				Transmit B	uffer 0 Byt	е З					Tra	ansmit Buffe	er 0 Byte 2				XXXX
C2TX1B3	41A				Transmit B	uffer 0 Byt	e 5					Tra	ansmit Buffe	er 0 Byte 4				XXXX
C2TX1B4	41C				Transmit B	uffer 0 Byt	e 7					Tra	ansmit Buffe	er 0 Byte 6				XXXX
C2TX1CON	41E	Ι	I	Ι	Ι	Ι	Ι		I		TX ABT	TX LARB	TX ERR	TX REQ	I	тхряц	1:0]	0000
C2TX0SID	420			SID<10:6	Δ		I	I	I			SID<5	<0:			SRR	TX IDE	XXXX
C2TX0EID	422		EID<	17:14>					1				EID<13	3:6>				хххх
C2TX0DLC	424			EID	<5:0>			TX RTR	TX RB1	TX RB0		DLC<	3:0>		I	I	I	XXXX
C2TX0B1	426				Transmit B	uffer 0 Byt	e 1					Та	ansmit Buffe	er 0 Byte 0				хххх
C2TX0B2	428				Transmit B	uffer 0 Byt	e 3					Tra	ansmit Buffe	er 0 Byte 2				XXXX
C2TX0B3	42A				Transmit B	uffer 0 Byt	e 5					Tra	ansmit Buffe	er 0 Byte 4				XXXX
C2TX0B4	42C				Transmit B	uffer 0 Byt	e 7					Tra	ansmit Buffe	er 0 Byte 6				XXXX
C2TX0CON	42E		Ι	Ι	I	I	I	I	I	I	TX ABT	TX LARB	TX ERR	TX REQ	I	тхряц	1:0]	0000

# TABLE 23-2: CAN2 REGISTER MAP (CONTINUED)

<b>TABLE 23-2:</b>	CAN	2 REGI	STER	MAP (	CONTIL	NUED)												
File Name	ADR									Bit								RESET
		15	14	13	12	4	10	6	8	7	9	5	4	в	2	۰	0	
C2RX1SID	430						SID<10:6>					SID<€	<0:			SRR	RX IDE	xxxx
C2RX1EID	432	Ι					EID<1	17:14>					EID<13	3:6>				хххх
C2RX1DLC	434			EID	<0:5>			RX RTR	RX RB1				RX RB0		DLC	[3:0]		хххх
C2RX1B1	436			-	Receive Bu	iffer 1 Byte	1					R¢	∋ceive Buff∈	sr 1 Byte 0				XXXX
C2RX1B2	438				Receive Bu	iffer 1 Byte	3					Ŗ	sceive Buff∈	sr 1 Byte 2				XXXX
C2RX1B3	43A				Receive Bu	iffer 1 Byte	5					R¢	∋ceive Buff∈	∋r 1 Byte 4				XXXX
C2RX1B4	43C				Receive Bu	iffer 1 Byte	7					R	sceive Buffe	∋r 1 Byte 6				XXXX
C2RX1CON	43E	Ι	I	I	Ι	Ι	Ι	Ι	I	RX FUL	Ι	Ι	RX ERR	RX RTR R0	-	=І∟НІТ[2:0]		0000
C2RX1SID	440	I		I			SID<10:6>	•				SID<5	<0:			SRR	RX IDE	хххх
C2RX1EID	442						EID<1	17:14>					EID<10	3:6>				хххх
C2RX1DLC	444			EID	<0:5>			RX RTR	RX RB1	Ι	I	Ι	RX RB0		DLC	[3:0]		хххх
C2RX0B1	446				Receive Bu	iffer 0 Byte	1					R¢	∋ceive Buff∈	∋r 0 Byte 0				XXXX
C2RX0B2	448				Receive Bu	iffer 0 Byte	3					Ŗ	∋ceive Buff∈	∋r 0 Byte 2				XXXX
C2RX0B3	44A			_	Receive Bu	iffer 0 Byte	5					R	∋ceive Buff∈	∋r 0 Byte 4				хххх
C2RX0B4	44C				Receive Bu	iffer 0 Byte	7					R	∋ceive Buffé	∋r 0 Byte 6				XXXX
C2RX0CON	44E	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	RX FUL	Ι	Ι	RX ERR	RX RTR R0	RXB0 DBEN	JTOFF	FIL HIT 0	0000
C2CTRL	450	CAN CAP		C SIDL	ABAT	CAN CKS	Ŀ	REQOP[2:(	[0	0	PMODE[2:(	[0	Ι	_	ICODE[2:0]		Ι	0480
C2CFG1	452	Ι			Ι		Ι		Ι	SJWLS	1:0]S			BRP[	[2:0]			0000
C2CFG2	454	I	WAK FIL	I	I	I	S	EG2PH[2:	0	SEG2 PHTS	SAM	S	EG1PH[2:0		Ľ.	RSEG[2:0]	_	0000
C2INTF	456	RXB0 OVR	RXB1 OVR	TXBO	TXBP	RXBP	TX WARN	RX WARN	E WARN	IVR IF	WAK IF	Err IF	TXB2 IF	TXB1 IF	TXB0 IF	RXB1 IF	RXB0 IF	0000
C2INTE	458	I	I	I	I	Ι	Ι	I	I	IVR IE	WAK IE	err Ie	TXB2 IE	TXB1 IE	TXB0 IE	RXB1 IE	RXB0 IE	0000
C2EC	45A				Transmit E	rror Count	er				·	æ	eceive Erro	r Counter				0000
Reserved	45C 4FE		I	I	Ι	I		Ι	I	I	I	Ι	I		I	I	I	XXXX
Legend: x = Unknov	uM																	

# dsPIC30F Family Reference Manual

# 45. Page 24-7, Section 24.3.4.1 General Code Segment Configuration Bit Group

On page 24-7, Section 24.3.4.1 General Code Segment Configuration Bit Group, add the following note to the end.

**Note:** If the code protection configuration fuse group (FGS<GCP:GWRP>) bits have been programmed, an erase of the entire code-protected device is only possible at voltages, VDD >= 4.5 volts.

# 46. Page 16-7, Section 16.2 DFLTCON Page 16-8, Section 16.3 Programmable **Digital Noise Filters** Page 16-14, Section 16.5.3.2 Index Pulse **De-skew**

The control bits used to control the QEI digital input filters may differ depending upon the device variant that is used. This affects the control bits found in the DFLTCON register. Please refer to the specific device data sheet to determine which DFLTCON control bits are implemented for the device you are using. Some devices have two sets of control bits to control the digital input filters. One set of control bits sets the digital filter characteristics for the INDX pin.

The second set of control bits sets the digital filter characteristics for the QEA and QEB pins. The DS70063B document correctly depicts the DFLTCON control register for these device variants.

Other device variants have one set of control bits that set the digital filter characteristics for the INDX, QEA and QEB pins. The DFLTCON register for these device variants is provided in Register 16-1 below. If the device variant has this DFLTCON register, then paragraph 5 of Section 16.3 "Programmable Digital Noise Filters" is not applicable. Also, Section 16.5.3.2. "Index Pulse De-skew" is not applicable.

Register 16-	1: DFLTCON	I: Digital Fi	ter Control	Register					
Upper Half:									
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R	/W-0	
—	—		—	—	IMV	<1:0>	C	EID	
bit 15								bit 8	
	Lower Ha	lf:	-			-			
	R/W-0		R/W-0	2	0	-0	U-0	0-0	U-0
	QEOUT		QECK<2	:0>	-	-	_	_	—
	bit 7								bit 0
bit 15-11	Unimplement	t <b>ed:</b> Read a	s '0'						
bit 10-9	IMV<1:0>: Inc	lex Match V	alue – These	bits allow	the user to s	pecify the	e state o	f the QEA an	d QEB input
	pins durin	ig an Index	pulse when t	he POSCN	IT register is	to be res	set.		a apat
	In 4X Qua	adrature Co	unt Mode:		Ū				
	IMV1= Re	equired Stat	e of Phase B	3 input sign	al for match	on index	pulse		
	IMV0 = Re	equired Stat	e of Phase A	input sign	al for match	on index	pulse		
	In 2X Qua	adrature Co	unt Mode:			(a 5)	• •		
	IMV1= Se	elects Phase	e input signal	l for Index s	state match	(0 = Phas	se A, 1 =	= Phase B)	
hit Q		Equileu Siai	e or the sele	cieu Fliase	input signa	nor maic		lex puise	
DILO	1 = Interr	unts due to	count errors	are disable	h				
	0 = Interr	upts due to	count errors	are enable	d				
bit 7	QEOUT: QEA	/QEB/INDX	pin Digital F	ilter Output	Enable				
	1 = Digita	l filter outpu	its enabled	·					
	0 = Digita	ll filter outpu	its disabled (	normal pin	operation)				
bit 6-4	QECK<2:0>:	QEA/QEB/I	NDX Digital F	Filter Clock	Divide Sele	ct Bits			
	111 = 1:2	256 Clock D	ivide						
	110 = 111	28 Clock Div	ivide vide						
	101 = 1.0 100 = 1.3	2 Clock Div	vide						
	011 = 1:1	6 Clock Div	vide						
	010 = <b>1</b> :4	Clock Divid	de						
	001 = 1:2	Clock Divid	de						
	000 = 1:1	Clock Divid	de						
bit 3-0	Unimplement	t <b>ed:</b> Read a	ls '0'						
	Legend:								
	R = Readable	bit	W = W	ritable bit	U = UI	nimpleme	ented bit	, read as '0'	
	-n = Value at F	POR	'1' = Bit	t is set	'0' = B	it is clear	ed	x = Bit is un	known
	v = Value set f	from configu	uration bits or	n POR or P	OR				
	, - value oot i	. s.n sonnge			0.1				

# APPENDIX A: REVISION HISTORY

Revision A (10/2003)

Original version of the document.

# Revision B (01/2004)

First revision of the document.

Revision C (02/2004)

Added clarification to QEI DFLTCON register.

# Revision D (05/2004)

Additions made to Errata #21 and Errata #29. Added new Erratas #19, #24 and #25. New Errata #32 – updated document and Figure 17-21. Added new Figure 17-21a 65/2004)

# Revision E (06/2004)

Additions made to Errata #30, Errata #32 and Errata #34. Errata #44 was updated. Added new Errata #33 and Errata #35.

NOTES:

-

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002 Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOO® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

# AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: www.microchip.com

### Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

### Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

### China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

# China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

# China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

# China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

## China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

### Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

# EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage

91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

# Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781

# Netherlands

Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom

### 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/28/04